Abstract-A K-band monolithic microwave integrated circuit (MMIC) transmit and receive (T/R) single pole double throw (SPDT) switch with low insertion loss, high isolation and ultrahigh output power is demonstrated using 0.15-μm Gallium Arsenide (GaAs) technology. A shunt field effect transistor (FET) configuration is used to provide low insertion loss and high isolation while the stacked-FET is employed to improve power handling capability. The novel GaAs switch exhibits a minimum measured insertion loss of 1.4 dB and less than 2.5 dB from 22 GHz to 26 GHz as well as 44 dB isolation. The measured input 1-dB power compression point (P 1 dB ) exceeds 4 W.
K
-BAND systems have been found in variety of applications such as: satellite, radar and digital point-to-point radio services [1] . These systems demand a low loss, high isolation and high power SPDT switches at their antennas port. Although PIN diode switches can handle high power due to their high breakdown voltage [2] , they are not monolithically compatible with other devices in a front-end module and consume power. Alternative switches implemented in GaAs do not suffer from either those limitations. Furthermore, a pseudomorphic high-electron-mobility transistor (pHEMT) GaAs MMIC switch has a much higher switching speed than the PIN diode one. The major shortcomings of a GaAs T/R switch are low isolation at high frequency and limited power handling capability due to the gate-drain parasitic capacitance C gd and relatively low breakdown voltage of the GaAs technology.
Several techniques have been introduced to improve GaAs MMIC switch isolation and power handling capability. In [3] , authors used an ohmic-electrode-sharing technology for a Ka-band switch; however, the design provides a moderate isolation of 20.6 dB in a conventional series-shunt topology. The impedance transformation switch was introduced in [4] to improve the isolation to 30 dB. Parasitic cancelling switch was proposed in [5] isolation was reported. In all three designs, the power handling is limited to 21 dBm. In [2] , a stacked metal-semiconductor field effect transistors (MESFET) switch achieved 31 dBm at 1 dB compression but had low isolation due to the increasing on-resistance. In this letter, we present the design and development of a novel dual shunt stacked-FET T/R switch. The switch employs a stacked-FET topology to enhance power handling capability and a resonating capacitor to achieve high isolation The switch fabricated in a 0.15-μm GaAs pHEMT process TQP15 from Qorvo exhibits 2.5 dB insertion loss and better than 44 dB isolation from 22 GHz to 26 GHz, the measured IP 1 dB is 36 dBm over this frequency range. This is the first time a resonating capacitor is used to enhance isolation of a high power stacked-FET switch. To the best of our knowledge, our proposed switch has the highest input P 1 dB (IP 1 dB ) of all reported GaAs MMIC switch at K-band. Fig. 1 shows the configuration of the proposed dual shunt stacked-FET switch. The transmitter (T x ) and receiver (R x ) arms are symmetrical. Each arm consists of four pHEMTs to form a stacked-FET dual-shunt topology. In the T x arm, the transistor Q 1 is placed on top of Q 2 to form a stack connection. A large resistor is put at the gate of each transistor to allow some voltage swings at this node. Similar connections are applied to Q 3 , Q 4 as well as the R x arm. When the T x arm is on (T x and Common is a thru path), all the transistors Q 1 , Q 2 , Q 3 , and Q 4 would be turned off by setting their bias voltage below the pinch-off value. At the same time, Q 5 , Q 6 , Q 7 , and Q 8 would be turned on to isolate the signal at the receiver arm. C 1 −C 4 are the resonating capacitors which are employed to enhance isolation.
II. CIRCUIT DESIGN
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A. Resonating Capacitor for High Isolation Design
When a pHEMT is used in a switching application, it can be modelled as a small resistor when being turned on (R on ) or a parallel resistor-capacitor when being turned off (R off −C off ). Fig. 2(a) shows the equivalent circuit when Q 3 and Q 4 are turned off and Q 7 and Q 8 are turned on. The key point to enhance the switch isolation is the use of dual-shunt topology. During operation, the isolation port [bottom half of Fig. 2(a) ] would be connected to the ground through a very small resistance. The 90
• TL 16 transforms the low impedance at point A in Fig. 1 to the high impedance presenting at the common node while the 90
• TL 15 isolates the turned-off port from the leakage signal coming from the common node to further reinforce the switch isolation. At high frequency, the connecting transmission lines TL 7 , TL 8 will significantly change the impedance Z in . Fig. 2(b) shows the Z in for various lengths of TL 7 +TL 8 . When the input impedance looking into the transistor deviates from the real axis, the isolation is severely degraded. Fig. 2(c) shows the simulated isolation of the circuit when the total length of the TL 7 and TL 8 varies from 0 μm to 200 μm. For larger total length (TL 7 +TL 8 ), the isolation is degraded up to 30 dB and the insertion loss increases [ Fig. 2(c) ]. In a stacked-FET layout (Fig. 4) , the minimum required length of TL 7 and TL 8 is 200 μm to avoid the overlaps of two FETs and the input line and the top FET. To increase isolation, a resonating capacitor C 4 (C 4 = 0.3 pF in our design) is added to bring the impedance back to the real axis [ Fig. 2(b) ]. As a result, we can retrieve excellent isolation and insertion loss in the frequency band of interests.
B. Stacked-FET Configuration
A main limitation of GaAs MMIC switches is the power handling capability. The gate-drain breakdown voltage of the 0.15-μm GaAs FET is ∼12 V which limits the maximum RF voltage swing. A stacked-FET configuration is proposed to overcome this issue. Fig. 3 shows a stacked-FET configuration which consists of two identical pHEMT transistors with equal gate bias voltage and bias resistors. Assume that the relative position of the gate to drain and gate to the source are symmetrical; then C gd and C gs would be equal and form a voltage divider at each transistor. If the gate bias resistors are large enough to ensure adequate isolation between the two gates, the voltage swing will be equally divided between the two transistors. Therefore, the voltage swing across C gd1 , C gs1 , C gd2 , and C gs2 would be identical and equal to the 1/4 of total RF voltage swing (Fig. 3) . Let's denote the pinch off, gate-drain breakdown voltage and peak to peak RF voltage swing are V pinch-off , V break-down , and V RF , respectively. In this configuration, in the positive half cycle, if the gate-source voltage swing goes higher than the pinch-off voltage, the FET will be gradually switched on and compression occurs. On the negative half cycle, if the voltage swing goes lower than the gate-drain breakdown voltage, compression will also occur. The maximum voltage swing is then given by
For a depletion mode pHEMT process, V bias , V pinchoff , and V breakdown defined in (1) are negative values. Based on (1), there is a value of V bias which can maximize the voltage swing limitation. This optimal value of bias voltage is derived as
Then, the maximum power for a given bias voltage is
At high input power, the large voltage swing can make the gate-drain voltage to exceed the transistor breakdown voltage and cause device failures. To guarantee safe operations, the typical bias voltage is chosen 1 V back-off from its optimal value. From (3), when V breakdown = 12 V, V pinch-off = −1 V and V bias = −5 V, the highest input power that the switch can handle without any compression is 2.56 Watts. Hence, the P 1 dB is expected to be 2 to 3 dB higher than this power level. Fig. 4 shows the photo of the fabricated chip. The transistor size is 720 μm. Gate bias resistors are chosen to be 1 KΩ and are realized on-chip. The resonating capacitors are realized by two metal-insulator-metal (MIM) capacitors in series. Two lines TL14 and TL16 in Fig. 1 are realized asymmetrically in the layout to save the die area. Electromagnetic (EM) simulation was done to ensure the two transmission lines have equal effective electrical length. The switch was measured using a Keysight network analyzer PNA-X (N5247A) with on-wafer probing and TRL calibration. DC supplies are provided through board traces which are wire-bonded to the chip DC pads. The power measurement was performed with the input signal driven by a high power amplifier. Fig. 5 shows measured S-parameters of the proposed switch at V g = 0 V and V g = −5 V. The minimum insertion loss is 1.4 dB at 24.5 GHz. The switch exhibits less than 2.5 dB insertion loss, better than 10 dB return loss from 22 GHz to 26 GHz. Fig. 6 demonstrates the insertion loss and isolation of the switch where the experimental results are compared to the full wave electromagnetics simulated results. The measured isolation is better than 44 dB from 22 GHz to 26 GHz. Experimental results are well correlated with the simulated ones in the frequency range. When we reverse the control signals of the SPDT switch, a similar response is recorded since the switch is symmetrical. When the bias voltage is swept from −4 V to −6 V, similar signal response is maintained with a slight change in return loss. Fig. 7 shows the output power and insertion loss of the switch at 0 V/−5 V gate bias and at 24.5 GHz. The switch exhibits only 0.25 dB insertion loss degradation at 34 dBm input power. The measured power agrees with our calculation in (3). The measured input P 1 dB is 36 dBm. Similar compression behaviour is also observed at 22 GHz and 26 GHz. Fig. 8 presents the compression behaviour of the switch at 24.5 GHz at different bias conditions. The bias voltage V g = −6 V gives the best response and the V g = −4 V gives the worst response of all three as expected. Table I compares our work with other GaAs MMIC switches at the same frequency range [2] - [7] .
III. EXPERIMENTAL RESULTS

IV. CONCLUSION
We demonstrate a SPDT T/R MMIC switch using a dualshunt topology with a resonating capacitor stacked-FET configuration in a 0.15-μm GaAs process. Our experimental results demonstrate 2.5 dB insertion loss, 44 dB isolation and 36 dBm input P 1 dB from 22 GHz to 26 GHz. The switch has the highest P 1 dB reported GaAs MMIC T/R switch at K-band.
